Differential pulse code modulation by Herman, C. F.
United States Patent [191 
Herman 
[ 1 1 I 3,988,729 
1451 Oct. 26, 1976 
[541 DIFFERENTIAL PULSE CODE 
[ 751 Inventor: Calvin F. Herman, Houston, Tex. 
[ 731 Assignee: The United States of America as 
MODULATION 
represented by the Administrator of 
the National Aeronautics and Space 
Administration, Washington, D.C. 
[22] Filed: Jan. 29, 1975 
[21] Appl. No.: 545,283 
[52] U.S. CI ........................................... 3401347 DD 
15 1 ] Int. CL2 ............................................ H04L 3/00 
[58] Field of Search ................................ 17816668; 
3401347 DD, 172.5; 2351 159; 360140-44; 
325138 R, 38 B 
[561 References Cited 
3,708,748 111973 Nassimbene ................. 3401347 DD 
3,8 IO,] 1 1 5/1974 Patel ..................................... 178/68 
Primary Examiner-Charles D. Miller 
Attorney, Agent, or Firm-Marvin J. Marnock; John 
R. Manning; Marvin F. Matthews 
1571 ABSTRACT 
A new and improved differential pulse code modula- 
tion (DPCM) encoding and decoding method and ap- 
paratus which is capable of transmission with mini- 
mum bandwidth, is not affected by data transition 
density, requires no direct current (DC) response of 
the transmission link, and suffers from minimal ambi- 
guity in resolution of the digital data. 
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FIG. 2 is a signal waveform diagram of example sig- 
nal waveforms present in the encoder of the present 
1 
DIFFERENTIAL PULSE CODE MODULATION 
invention; 
encoder according to the Dresent invention: 
FIG. 3 is a schematic electrical circuit diagram a data ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government of 
the United States of America for governmental pur- 
poses without the payment of any royalties thereon or 
therefor. 
FIG. 4 is a schehatic electrical circuit diagram of an 
alternate data encoder according to the present inven- 
tion; 
FIG. 5 is a schematic electrical circuit diagram of a 
l o  data encoder adapted for decoding signals from the - -  
encoders of FIGS.’3 and 4; and 
nal waveforms present in the decoder of FIG. 5. 
FIG. 6 is a signal waveform diagram of example sig- BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to communication by 
15 DESCRIPTION OF PREFERRED EMBODIMENT different ~u l se  code modulation. 
2. Desiription of the Prior Art As an aid to the explanation of the present invention 
Prior art pulse code modulation techniques have set forth below, a description of prior art digital codes 
suffered from one or more of several constraining con- (FIG, 1 ) is set forth. A waveform 10 illustrates a type of 
ditions: a wide transmission bandwidth was required; a prior art pulse code modulation (PCM) signal, formed 
high transition density in the data was necessary; a 2o in conventional apparatus, known as an NRZ-L level, 
direct current response in the transmission link was NRZ-L, or NRZ change code or coding technique. The 
required; or, resolution of data ambiguity (Le., whether waveform 10 represents a digital 1 during a bit interval, 
a bit was digital 1 or 0 1 was unsatisfactory. as shown in the diagram as the space between succes- 
25 sive slashed vertical lines, defined by clock pulses at a 
desired data pulse rate from a conventional data clock SUMMARY OF INVENTION 
Briefly, the present invention provides a new and as a first data level for a duration of such bit interval, 
improved method and apparatus for differential pulse and a digital 0 as the other digital level for the duration 
code modulation (DPCM) communication which is of such bit interval. As is evident from the drawings, the 
adapted for use in magnetic tape recorders in space- 30 waveform 10 represents a prior art NRZ-L signal 
craft and elsewhere, and in pulse code modulation formed in response to a typical sample data sequence 
communication links where higher data rates, higher of “101 10001 101” in consecutive bit intervals. 
synchronization reliability or reduced transmitting A waveform 12 illustrates another type of prior art 
power is required. PCM signal, formed in conventional apparatus, known 
The method and apparatus of the present invention 35 as an NRZ-Mark or NRZ-M code. In this NRZ-M code, 
require no communication system direct current (Dc) a digital 1 is represented by a change in level between 
response, require minimum system bandwidth; are in- consecutive bit intervals, and a digital 0 by no change 
sensitive to data transition density; and the encoded in level between consecutive bit intervals. The wave- 
data contains no ambiguity. form 12 represents a prior art NRZ-M signal formed in 
Digital data present in a succession of data bit inter- 40 response to the same data sequence giving rise to the 
vals are differentially encoded, according to the N U - L  signal of waveform 10. A waveform 14 illus- 
method and apparatus of the present invention, so that trates another type of prior art PCM signal, formed in 
the information is transmitted as a differential change conventional apparatus, known as an NRZ-Space or 
or lack of change of state of data levels at bit time NRZ-S code. The NRZ-S code is the converse of the 
transition points during successive data bit intervals. 45 NRZ-M code, and consequently a digital 0 is repre- 
Specifically, the data to be sent are encoded by causing sented by a change in level between consecutive bit 
a transition in signal level changes between successive intervals, and a digital 1 by no change in level between 
bit time transition points (Le., a signal level change consecutive bit intervals. The waveform 14 represents 
from logic 1 to logic 0 at a first bit time transition point, a prior art NRZ-S signal formed in response to the same 
and no such change at the next successive transition 50 data sequence giving rise to the signal waveforms 10 
point, or vice-versa) during successive data bit intervals and 12 previously set forth. 
in response to a first digital data level, which may be The NRZ encoding schemes, although widely in use, 
either digital 1 or digital 0, in the digital data being suffer from data ambiguity in that discrimination be- 
encoded. When the alternate digital data level from the tween a digital l and a digital 0 in the data is difficult to 
first digital. data level is present in the data being en- 5 5  achieve in decoding. Further, these NRZ encoding 
coded, no transition in signal level changes between schemes require a large number of evenly spaced bit 
successive bit time transition points is present. The data transitions, as well as a system or communication link 
so encoded is then transmitted, received and decoded DC response for optimum system synchronization and 
in a decoder according to the present invention. performance. 
The waveform 16 illustrates a type of prior art code 
new and improved method and apparatus for commu- known as a RZ code, formed in conventional appara- 
nication by differential pulse code modulation tus. In the RZ code, a digital 1 is represented by a pulse 
(DPCM). for one-half of the data bit interval duration, while a 
digital 0 is represented by no pulse condition for the 
65 duration of the data bit interval. The waveform 16 
represents a RZ code formed in response to the same 
data sequence giving rise to the waveforms 10, 12 and 
It is an object of the present invention to provide a 60 
DESCRIPT1oN OF THE . 
FIG. 1 is a signal waveform diagram of digital data 
signals encoded according to prior art encoding tech- 
niques; 14. 
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A waveform 18 represents still another type of prior level is represented by the absence of a differential 
art code known as a Bi-phase level, split phase or Man- transition in data level changes. 
Chester code. In the Bi-phase level, or Bi-& waveform Since the code is differential, namely representing 
18 a digital 1 is represented by a pulse doublet 10 dur- information by the presence or absence of change in 
ing a bit interval, while a digital 0 is represented by a 5 signal level transitions between successive data bit in- 
pulse doublet 01 during the bit interval. The waveform tervals, it is not ambiguous in decoding. Further, the 
18 represents a prior art Bi-$L signal formed in re- differential information representing a first digital data 
sponse to the data sequence giving rise to the other level, and the absence of such differential information 
encoded signals set forth above. representing the second digital data level, permits a 
A waveform 20 illustrates another type of prior art 10 half-bit rate clock signal, as will be set forth in detal 
code known a Bi-phase Mark, or Bi-(pM. In the wave- below, to be transmitted as transitions between 0 bit 
form 20, a transition occurs at the beginning of each bit times SO that no direct current response is required and 
interval, while a digital 1 is represented by no second the spectral energy of the signal being transmitted is 
transition during the bit interval. A digital 0 is repre- concentrated in a relatively narrow bandwidth. 
sented by a second transition occurring at a bit time 15 The encoding Of the present invention utilizes a 
transition point one-half bit interval after the beginning ‘MARK‘ code in which a transition in signal level 
of each bit interval. The waveform 20 represents a changes between successive bit time transition points 
~ i - 4 ~  signal formed in response to the data sequence occurs in response to a digital 1 data level and no tran- 
sition in signal level changes occurs in response to a giving rise to the signals set forth above. 
22 illustrates another type of prior art 20 digital 0 data level. Alternatively, the encoding tech- 
of the B i - 4 ~ .  the waveform 22, a transition occurs “SPACE” code, the converse of the “MARK” code, in 
at the beginning of each bit interval, while a digital is which a transition in signal level changes between suc- 
represented by no second transition during the bit in- 25 cessive bit time transition points occurs in response to 
a digital 0 data level, and no transition in signal level terval. A digital 1 is represented by a second transition changes occur in response to a digital 1 data level. occurring one-half bit interval after the beginning of Considering now the apparatus of the present inven- 
tion, an encoder E (FIG. 3) forms the “MARK”gode. each bit interval. 
A 
code known % Bi-phae Space or Si-,#& the converse nique of the Present hvention takes the form Of a 
The Bi-phase encoding techniques by the In the encoder E, a J-K flip-flop 30 receives incoming 
Optimum tran- 30 digital data as exemplified a waveform 32 (FIG. 2) in waveforms 1 8 9  2o and 22, sition density insensitivity, in contrast to the NRZ cod- the form of prior art digital code, formed in a con- ing scheme set forth above, require a wide data trans- ventional manner, at a clock or input terminal 34 
(FIG. 3). The flip-flop 30 converts the RZ data input to mission bandwidth. 
A waveform 24 illustrates yet another prior art digital NRZ-M format by changing digital levels for each digi- 
code, known as a Miller code, in which a digital 1 is 35 tal input signal in response to the leading edge of the 
represented by a change in data levels at bit time transi- half-bit wide indicated at 32a and 32b in 
tion points in the center of a data bit interval. A digital the 32, occurring at the beginning of each bit 
0 is represented in the Miller code by no change in data interval. The trailing edge, such as indicated at 32c, of 
levels in the center of the data bit interval, with a the the flip-flop 30 to 
change in data levels at the end of the data bit interval 40 change levels. 
between two successive digital 0 data bits. In order to When a digital 0 RZ data format input signal is pres- 
maintain synchronization of the Miller code, a se- ented at the flip-flop 30, the constant level RZ coded 0 
(Pence of 101 be repeatedly prese*lt in the data also does not cause the flip-flop 30 to change levels. 
transmitted. With a high incidence of bit errors or a Accordingly, the flip-flop 30 input RZ data to 
long time duration between synchronizing sequences in 45 NE-MARK format wherein a digital 1 is represented 
the Miller code, problems with loss of synchronization as a signal level change at the beginning of a bit interval 
or signal acquisition often occur. and a digital 0 by no such change. 
With the present invention, it has been found that The flip-flop 30 provides an output waveform 36 
digital data present in a succession of data bit intervals representing this function at a Q output terminal 38 
can be differentially encoded and substantially avoid 50 Over a conductor 40 to a first input 42 of an EXCLU- 
the problems of the prior art encoding techniques set SIVE OR gate 44. 
forth above. In accordance with the present invention, The EXCLUSIVE OR gate 44 receives a CLOCK 
a transition in signal level changes iS caused between SIGNAL waveform 46 (FIG. 2) from a conductor 48 at 
successive bit time transition points occurring during an input terminal 50, The frequency of the clock signal 
successive data bit intervals in response to a first digital 55 waveform 56 is twice that of the digital RZ data to be 
data level, and alternatively no transition in signal level encoded in the encoder E, defining the Occurrence 
changes between successive bit time transition points time for bit time transition points within the data bit 
occurs in response to a second digital data level, so that intervals to be at substantially one-half the duration of 
the data is represented by the presence or absence of the data bit intervals. 
data level changes between successive bit time transi- 60 The EXCLUSIVE OR gate 44 forms an output signal 
tions during successive data bit intervals. Specifically, a of level 1 on an output conductor 52 when the input 
first digital data level in a data bit interval is repre- signals present at the input terminals 42 and 50 differ in 
sented as a differential transition in data level changes logic levels from each other, as indicated by an output 
between successive bit transition points in successive waveform 54. The clock input waveform 46 at twice 
data bit intervals, such as a change from digital 1 to 0 65 the data rate or frequency of the input signal presents 
data level at a first bit time transition point and no alternate logic levels as input signals to the gate 44 
change in data level at the bit time transition point in during the first and second halves of each data bit inter- 
the next successive bit interval. The second digital data val, changing levels at a bit time transition point mid- 
pulse, 
data input does not 
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way in time through the data bit interval. Because of data level changes between the successive bit time 
these alternate logic levels inputs at terminal 50, the transitions during successive data bit intervals. 
output of EXCLUSIVE OR gate 44 changes level at An encoder E-1 (FIG. 4) of the present invention 
each bit time transition point regardless of the input forms the SPACE code and differentially encodes digi- 
signal on conductor 40 from flip-flop 30. tal data present in successive data bit intervals by caus- 
When the output signa1 from flip-flop 30 changes at ing a transition in signal level changes between succes- 
the beginning of a data bit interval in response to a sive bit time transition points during successive data bit 
digital 1 input in the manner set forth above, the clock intervals in response to a digital 0, and by causing no 
waveform 46 by definition also ChZweS levels SO that transition in signal level changes between successive bit 
the output of gate 44 does not change levels at the * time transition points in response to a digital 1, forming 
beginning Of a bit interval in response to a digital 1 a SPACE code, or converse of the MARK code formed 
input to the encoder E. At the next bit time transition in the encoder E. 
point, however, the output of gate 44 changes levels in Considering the encoder E-1 more in detail, an EX- 
response to the clock signal level change. CLUSIVE OR gate 70 receives an input signal, such as 
30 does not l 5  the input RZ data waveform 32, at a first input terminal 
change at the beginning of a data bit interval in re- 72 thereof and a clock signal, such as the clock signal Vonse to a digita1 input, the waveform 46 waveform 46, at a second input terminal 74, forming an 
changes levels and causes the output of gate 44 to also output signal of logic level 1 for the duration of each 
change levels. The output Of gate 44 again changes data bit interval in response to a logic 1 input and pass- 
levels at the bit time transition point in response to the 20 ing the clock signal 46 therethrough in each data bit 
'lock waveform 46 level change* as has been set forth. interval containing a logic 0. These signals are set forth 
OR gate 44 thus forms a Bi-phase as waveform 76 which is provided over a conductor 78 
Mark code, advanced in time one-half bit interval, to a flip-flop 80 at a clock or 
The flip-flop 80 responds to trailing edges, such as since a signal level change occurs at each bit time tran- sition point as is indicated at 54a and 54b, while no 25 76a and 76b, in the waveform 76 from the gate 70 and 
second level change occurs therebetween in response converts the input data into NRZ-Space format where to a digital 1, as indicated at 5 4 ~ .  When a 0 input is a digital is represented by a level change. The output present, as indicated at 544 a level change also occurs of flip-flop 80 is provided as an output signal waveform at the beginning of the data bit interval for such 0 input. 3o 84 at a output terminal 86 to a first input 88 
of an EXCLUSIVE OR gate 90. The EXCLUSIVE OR An output encoder flip-flop 56 receives the wave- form 54 at a clock or C input terminal 58, changing gate 90 further receives the clock signal waveform 46 levels of output signal at a Q output terminal 60 in 
response to alternate level changes in the waveform 54. Over a conductor 92 at an input 94 thereof' 
When the output signal from 
input terminal 82. 
When these level changes in waveform 54 occur at 
twice the data rate, or at the frequency of the clock 35 the input 
56 provides output signal levels With successive, con- 
The gate 90 forms an Output Of level when 
differ from each Other and Of level 
waveform 46, in response to digital input, the flip-flop when the signals are of like level. The clock input signal 
tinuing level changes at each bit time transition point, gate 90 during alternate halves of the data bit intervals 
as indicated at 6&, 64b and 64c. Thus, there is no causing the voltage level of an output signal waveform 
to absence of a level change between bit time transition When the Output Of flip-flop 8o changes level at the 
points in successive bit intervals in response to a digital beginning of a data bit interval in response to a digital 
0. 0 input, the presence of this level change at input 88 to 
When the. level changes in waveform 54 occur at the gate 90 and the simultaneous level change in the clock 
data rate in response to digital 1 input, the flip-flop 56 45 waveform at the input terminal 94 prevent the output 
provides output signals from the encoder E with a dif- Signal from gate 90 from changing levels. However, 
ferentia1 transition (presence of level change to ab- when flip-flop 80 does not change levels due to a digital 
sence of level change) as indicated by the presence of 1 input, the change in levels Of the clock waveform at 
a level change at 64d and absence of a level change at the input terminal 94 causes the output of gate 90 to 
64e between bit time transition points in successive bit 50 change levels. 
intervals. Gate 90 thus forms a signal which changes level at 
Thus, as is evident from inspection of the output each bit time transition point midway through each 
MARK code waveform 64 and the input Rz waveform data bit interval and identifies a digital 1 during a data 
32, the encoder E differentially encodes digital data bit interval by a transition at the start of such data bit 
present in a succession of data bit intervals in the input 55 interval, and a digital 0 by the absence of such a transi- 
M data waveform 32 by causing a transition in signal tion. The output of gate 90 is furnished over a conduc- 
level changes in response to a digital 1, namely a transi- tor 98 to an output encoder flip-flop 100 at a clock or 
tion from presence of a level change to absence of a c input terminal 102. The output encoder flip-flop 100 
level change, or conversely from absence of a level changes signal levels in an output waveform 104 at a Q 
change to presence thereof, between successive bit 60 output terminal 106 in response to alternate level 
time transition points. As set forth above, the bit time changes in the waveform 96. When these level changes 
transition points occur at times defined by the clock in waveform 54 occur at the beginning of a data bit 
waveform 46 during successive bit data intervals. Simi- interval and at a bit time transition point successively, 
larly, as is evident from the waveform 64, the encoder and thus at twice the data rate in response to a digital 
E differentially encodes digital data by causing no tran- 65 1, the flip-flop 100 provides output signal levels in 
sition in signal level changes between the successive bit waveform 104 with successive, continuing level 
time transition points in response to a digital 0, so that changes at each bit time transition point, as indicated at 
the data is represented by the presence or absence of 104a and 104b, with no differential transition between 
On 'Onductor 92 presents logic levels to the 
differential transition from presence of a level change 40 96 to change levels at bit time transition points. 
, 
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presence of a level change to absence of a level change gate 136 at an input terminal 140. The monitoring gate 
in response to a digital 1. 134 monitors the corresponding or like comparison 
When the level changes in waveform 96 occur only at segments of successive data bit intervals presented to it 
the data rate, at successive bit time transition points, for differences in the signal levels to detect the pres- 
the flip-flop 100 provides output signal levels in wave- 5 ence or absence of transitions in data level changes 
form 104 with differential transitions from presence of between successive data bit intervals and provide an 
a level change to absence of a level change as, indi- output waveform 139. The signal 133 is an inverted 
cated by the presence of a level change at 104c and the version of the received signal, as has been set forth, and 
absence of a level change at the next successive bit time thus when like signal levels are present in correspond- 
transition point 104d. The output of flip-flop 100 is 10 ing comparison segments, the signals presented to gate 
provided as an output SPACE code waveform 104 over 136 differ and a logic 1 is formed for that portion of 
a conductor 106 for subsequent transmission or use.. output signal 139. If corresponding comparison seg- 
Thus, the encoder E-1 differentially encodes digital ments of successive data bit intervals differ in signal 
data present in a succession of data bit intervals in the level an output logic 0 is formed in that portion of 
input RZ data waveform 32 by causing a transition in 15 waveform 139 due to the inverted input of signal 133 
signal level changes, as is evident from the waveform present at the terminal 138. 
104, between successive bit time transition points oc- The output signal 139 of the EXCLUSIVE OR gate 
curring during successive data bit intervals in response 136 is provided over a conductor 140 to a two-stage 
to a digital 0 and by causing no transition in signal level storage register 142 which receives the clock signal 129 
changes between successive bit time transition points in 20 present on the conductor 130 over a conductor 144. 
response to a digital 1. The storage register 142 accordingly has storage capac- 
After encoding in either the encoder E or the en- ity to accommodate the comparison results for the first 
coder E-1 of the present invention, the encoded data is and second halves of each successive data bit interval 
transmitted through a conventional data transmitter in the incoming signal in a first storage flip-flop 146 and 
and received at a conventional communication re- 25 a second storage flip-flop 148 thereof. The contents of 
ceiver for decoding in a decoder D (FIG. 5 )  of the the flip-flop 146 and 148 represent adjacent half bit 
present invention. The decoder D compares the re- period comparison samples for bit detection and bit 
ceived signal, as will be set forth below, for successive clock synchronization. These contents are provided as 
data bit intervals to determine the presence or absence output signals 147 and 149, respectively, for inputs to 
of transitions in data level changes between successive 30 an OR gate 150 at input terminals 152 and 154, respec- 
bit time transition points and converts the received tively. The signals 147 and 149 are also presented as 
signal into the prior art NRZ-L data format of wave- inputs to a NAND gate 162. 
form 10 for subsequent processing, analysis or the like. The output signals 147 and 149 from the register 142 
The decoder D is adapted to decode data encoded in are used to perform two functions: first, code synchro- 
both MARK code format by the encoder E (FIG. 3) 35 nization or clock pulse recovery in a clock pulse recov- 
and in SPACE code format in the encoder E-1 without ery circuit 160; and second, detectionlconversion. The 
requiring any modifications. signals 147 and 149 are provided to NAND gate 162 
Considering the decoder D more in detail, incoming for code synchronization and to OR gate 150 for detec- 
encoded data, as exemplified by a waveform 121 (FIG. tionjconversion. 
6), is received over an input conductor 120 at a first 40 Considering first the code synchronization function 
flip-flop 122 of a 3-stage storage register 124. The of the decoder D, the NAND gate 162 of the recovery 
incoming encoded data is moved from the flip-flop 122 circuit 160 compares the signals 147 and 149, repre- 
through the storage register 124, to a second flip-flop senting time adjacent half bit period comparison sam- 
126 and a third flipflop 128 of the storage register 124, ples. 
by means of a clock pulse signal 129 present on a con- 45 For bit rate synchronization, the output of NAND 
ductor 130. The clock pulse signal 129 on the conduc- gate 162 represents the occurrence of adjacent state 
tor 130 is obtained from the incoming code signal by transitions in the incoming signal 121. Such an occur- 
using conventional phase lock synchronization cir- rence of adjacent state transitions signifies the occur- 
cuitry at twice the digital data rate. The clock signal rence of the beginning of a bit time interval and there- 
present on the conductor 130 occurs at a rate corre- 50 fore signifies bit synchronization. When the gate 162 
sponding to the rate of occurrence of the bit time tran- detects adjacent state transitions, a logic 0 is provided 
sition points in the signal to be decoded in order to in an output signal 163 over a conductor 164 to a PRE- 
form comparison segments of the stored signal, repre- SET input terminal 166 of a J-K flip-flop 168. Presence 
senting the first and second halves of the data bit inter- of a logic 0 in signal 163 at the input terminal 166 
Val. 5 5  biases or presets the flip-flop 168 to a known condition 
An output conductor 132 is electrically connected to by driving a Q output terminal 170 thereof to a logic 1 
an inverted output terminal or Q terminal of the third level for the duration of this one-half data bit interval 
storage flip-flop 128 of the storage register 124, so that or one comparison segment as indicated at a point 171a 
a signal waveform 133 present on the conductor 132 is on waveform 171. The flip-flop 166 also received from 
the inverted version of the incoming encoded signal 60 an inverter 172 an input inverted clock signal 173 and 
121 during a comparison segment which was received divides the clock signal 173 by two, in a known rela- 
two comparison segments previously on the conductor tionship to the incoming code 121, established when 
120. Thus, the signal 121 and the signal 133 represent PRESET signal 163 is logic 0 and present at the input 
like comparison segments of successive data bit inter- terminal 166, in the manner set forth above, so that the 
vals. 65 clock frequency signal 130 is maintained in synchro- 
The signal 133 is provided to an EXCLUSIVE OR nism with the incoming code. The output 171 of flip- 
monitoring gate 136 at an input terminal 138. The flop 168 is provided over a conductor 172 to a flip-flop 
incoming code signal 121 is provided to the monitoring 154 in the detectionjconversion portion of the decoder 
3.988.729 
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D to move the decoded data 157 through the flip-flop construction may be made without departing from the 
156 over a conductor 158 for subsequent use and pro- spirit of the invention. 
cessing. . I claim: 
n e  output signal 139 from the EXCLUSIVE OR 1. An apparatus for differentially encoding digital 
gate 136 is stored in the two-stage shift register 142 for 5 data present in a succession of data bit intervals, com- 
detection and conversion as well. Since the state of 
adjacent transitions between successive bit intervals, a. means for generating a clock signal defining the 
occurrence time for bit time transition points to be due to the encoding technique of the present invention, 
at substantially one-half the duration of the data bit defines data content, data levels in both the first and 
IO intervals; second halves of successive bit intervals must be com- 
pared, Accordingly, the register 148 receives and b. means cooperative with said clock signal generat- 
ing means for causing a transition in signal level stores, after one-half bit interval delay in register 146, changes between successive bit time transition the first half-bit comparison sample, as in signal 149 points occurring during successive data bit inter- from gate 136, which register 146 stores the second 15 vals in response to a first digital data level; and 
c. means for causing no transition in signal level half-bit comparison sample, as in signal 147. 
These comparison samples are then provided at the changes between successive bit time transition 
input terminals 152 and 154, respectively, of OR gate points in response to a second digital data level, 
150, which form a logic 1 output in a signal 151 in whereby the data is represented by the presence or 
absence of data level changes between successive 
tion states between successive bit intervals. The signal bit time transitions during successive data bit inter- 
vals. 151 is then sampled in the D flip-flop 156 at a rate 
defined by the clock signal 171, which has a known, 2. An apparatus as described in claim 1 further in- 
unambiguous time relationship to the detected-delayed cluding: 
simultaneous samples Presented as inputs to the OR 25 means for receiving and decoding the encoded data, 
circuit 150. The D flip-flop 156 thus provides as on said means for decoding comprising 
output signal 157 over conductor 158 decoded data in circuitry means for comparing the received signal 
NRZ-L format for further use, processing analysis and for successive data bit intervals to determine the 
the like. presence or absence of transitions in data level 
changes between successive bit time transition 
and the apparatus of the present invention provide a points. 
differential pulse code modulation (DPCM) encoding 3. The apparatus of claim 2, wherein said circuitry 
and decoding method and apparatus. Since the code is 
differential in that the presence or absence of transi- a. storage means for storing the received signal; 
tions in signal level changes between successive bit 35 b. means for moving the stored signal through said 
time transition points (e.g., a 1 is represented by a storage means at a rate corresponding to the rate of 
center of bit time transition change from bit-to-bit, a occurrence of bit time transition points to form 
middle of bit time transition to no middle of bit time comparison segments of the stored signal; and 
transition, or vice versa) no decoding ambiguity oc- C. means for monitoring corresPo?ding comparison 
curs. In the absence of infomation (e.g., no bit-to-bit 40 segments of successive data bit intervals for differ- 
change of center-of-bit time transition, a lack of transi- ences in signal level to detect the presence or ab- 
tion), half bit rate clock is transmitted as the output of sence of transitions in data level changes. 
bit 
The 
prising: 
to detection Of an adjacent change of transi- 20 
From the foregoing, it can be seen that the method 30 
means for comparing comprises: 
the encoder as transitions between the beginning of 4. The Of further 
each successive data bit interval. Accordingly, the meanS for recovering a ‘lock signa1 defining the data 
method and apparatus require no direct current re- 45 
sponse in the system and the spectral energy of the 
signal so transmitted is concentrated in a narrow fre- 
quency bandwidth. 
Further, the encoding and decoding technique of the 
present invention eleminates sensitivity of the receiving so 
system to transition density, since the presence or ab- 
sence of transitions defines the data content, rather 
than the actual transitions that occur. Accordingly, 
with the encoding and decoding techinque of the Pre- 55 
sent invention, system transmit power requirement are 
reduced, while system data handling capabilities are 
increased. Further, since the output encoded data 
transmits clock rate information directly, system syn- 
chronization reliability using the techniques of the pre- 6o 
sent invention is increased. 
The foregoing disclosure and description of the in- 
vention are illustrative and explanatory thereof, and 
various changes in the size, shape, materials, compo- 
nents, circuit elements, wiring connection and Contacts 65 
from the received 
Of ‘Iaim 49 further 
a. means for storing the decoded data; and 
b. means for removing the decoded data from storage 
6. The apparatus of claim wherein: 
a. said for causing a transition in signal level 
changes between successive bit time transition 
points comprises means for causing a transition in 
response to a digital 1 data level; and 
b. said means for causing no transition in signal level 
changes comprises means for causing no transition 
in response to a digital 0 data level, 
7. The apparatus of claim 1, wherein: 
a. said means for causing a transition in signal level 
changes between successive bit time transition 
points comprises means for causing a transition in 
response to a digital 0 data level; and 
b. said means for causing no transition in signal level 
changes comprises means for causing no transition 
in response to a digital 1 data level. 
at the recovered clock signal rate. 
* 
as well as in the details of the illustrated circuitry and * * * * *  
